Tue, 26 Jul 2016 17:06:17 +0800
Add multiply word to GPR instruction (mul) in MIPS assembler.
aoqi@1 | 1 | /* |
aoqi@1 | 2 | * Copyright (c) 2005, 2010, Oracle and/or its affiliates. All rights reserved. |
aoqi@1 | 3 | * Copyright (c) 2015, 2016, Loongson Technology. All rights reserved. |
aoqi@1 | 4 | * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. |
aoqi@1 | 5 | * |
aoqi@1 | 6 | * This code is free software; you can redistribute it and/or modify it |
aoqi@1 | 7 | * under the terms of the GNU General Public License version 2 only, as |
aoqi@1 | 8 | * published by the Free Software Foundation. |
aoqi@1 | 9 | * |
aoqi@1 | 10 | * This code is distributed in the hope that it will be useful, but WITHOUT |
aoqi@1 | 11 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or |
aoqi@1 | 12 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License |
aoqi@1 | 13 | * version 2 for more details (a copy is included in the LICENSE file that |
aoqi@1 | 14 | * accompanied this code). |
aoqi@1 | 15 | * |
aoqi@1 | 16 | * You should have received a copy of the GNU General Public License version |
aoqi@1 | 17 | * 2 along with this work; if not, write to the Free Software Foundation, |
aoqi@1 | 18 | * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. |
aoqi@1 | 19 | * |
aoqi@1 | 20 | * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA |
aoqi@1 | 21 | * or visit www.oracle.com if you need additional information or have any |
aoqi@1 | 22 | * questions. |
aoqi@1 | 23 | * |
aoqi@1 | 24 | */ |
aoqi@1 | 25 | |
aoqi@1 | 26 | inline bool LinearScan::is_processed_reg_num(int reg_num) { |
aoqi@1 | 27 | return reg_num < 26 || reg_num > 30; |
aoqi@1 | 28 | } |
aoqi@1 | 29 | |
aoqi@1 | 30 | inline int LinearScan::num_physical_regs(BasicType type) { |
aoqi@1 | 31 | if (type == T_LONG || type== T_DOUBLE || type == T_FLOAT) { |
aoqi@1 | 32 | return 2; |
aoqi@1 | 33 | } |
aoqi@1 | 34 | return 1; |
aoqi@1 | 35 | } |
aoqi@1 | 36 | |
aoqi@1 | 37 | |
aoqi@1 | 38 | inline bool LinearScan::requires_adjacent_regs(BasicType type) { |
aoqi@1 | 39 | return type == T_FLOAT || type == T_DOUBLE; |
aoqi@1 | 40 | } |
aoqi@1 | 41 | |
aoqi@1 | 42 | inline bool LinearScan::is_caller_save(int assigned_reg) { |
aoqi@1 | 43 | assert(assigned_reg >= 0 && assigned_reg < nof_regs, "should call this only for registers"); |
aoqi@1 | 44 | // return true; // no callee-saved registers on Intel |
aoqi@1 | 45 | //FIXME, here, MIPS indeed got callee-saved registers |
aoqi@1 | 46 | return true; |
aoqi@1 | 47 | } |
aoqi@1 | 48 | |
aoqi@1 | 49 | |
aoqi@1 | 50 | inline void LinearScan::pd_add_temps(LIR_Op* op) { |
aoqi@1 | 51 | } |
aoqi@1 | 52 | |
aoqi@1 | 53 | |
aoqi@1 | 54 | // Implementation of LinearScanWalker |
aoqi@1 | 55 | |
aoqi@1 | 56 | inline bool LinearScanWalker::pd_init_regs_for_alloc(Interval* cur) { |
aoqi@1 | 57 | if (allocator()->gen()->is_vreg_flag_set(cur->reg_num(), LIRGenerator::callee_saved)) { |
aoqi@1 | 58 | assert(cur->type() != T_FLOAT && cur->type() != T_DOUBLE, "cpu regs only"); |
aoqi@1 | 59 | _first_reg = pd_first_callee_saved_reg; |
aoqi@1 | 60 | // _first_reg = 8; |
aoqi@1 | 61 | _last_reg = pd_last_callee_saved_reg; |
aoqi@1 | 62 | return true; |
aoqi@1 | 63 | } else if (cur->type() == T_INT || cur->type() == T_LONG || cur->type() == T_OBJECT) { |
aoqi@1 | 64 | // _first_reg = pd_first_cpu_reg; |
aoqi@1 | 65 | #ifdef _LP64 |
aoqi@1 | 66 | _first_reg = 12; /* From T0 */ |
aoqi@1 | 67 | #else |
aoqi@1 | 68 | _first_reg = 8; /* From T0 */ |
aoqi@1 | 69 | #endif |
aoqi@1 | 70 | _last_reg = pd_last_allocatable_cpu_reg; |
aoqi@1 | 71 | return true; |
aoqi@1 | 72 | } |
aoqi@1 | 73 | return false; |
aoqi@1 | 74 | } |