59 return FrameMap::nr2xmmreg(xmm_regnrLo()); |
59 return FrameMap::nr2xmmreg(xmm_regnrLo()); |
60 } |
60 } |
61 |
61 |
62 #endif // X86 |
62 #endif // X86 |
63 |
63 |
64 #if defined(SPARC) || defined(PPC) |
64 #if defined(SPARC) || defined(PPC) || defined(MIPS64) |
65 |
65 |
66 FloatRegister LIR_OprDesc::as_float_reg() const { |
66 FloatRegister LIR_OprDesc::as_float_reg() const { |
67 return FrameMap::nr2floatreg(fpu_regnr()); |
67 return FrameMap::nr2floatreg(fpu_regnr()); |
68 } |
68 } |
69 |
69 |
70 FloatRegister LIR_OprDesc::as_double_reg() const { |
70 FloatRegister LIR_OprDesc::as_double_reg() const { |
71 return FrameMap::nr2floatreg(fpu_regnrHi()); |
71 return FrameMap::nr2floatreg(fpu_regnrHi()); |
72 } |
|
73 |
|
74 #endif |
|
75 #ifdef MIPS64 |
|
76 |
|
77 FloatRegister LIR_OprDesc::as_float_reg() const { |
|
78 return FrameMap::nr2floatreg(fpu_regnr()); |
|
79 } |
|
80 |
|
81 FloatRegister LIR_OprDesc::as_double_reg() const { |
|
82 return FrameMap::nr2floatreg(fpu_regnrHi()); |
|
83 } |
|
84 |
|
85 FloatRegister LIR_OprDesc::as_fpu_lo() const { |
|
86 return FrameMap::nr2floatreg(fpu_regnrLo()); |
|
87 } |
|
88 |
|
89 FloatRegister LIR_OprDesc::as_fpu_hi() const { |
|
90 return FrameMap::nr2floatreg(fpu_regnrHi()); |
|
91 } |
72 } |
92 |
73 |
93 #endif |
74 #endif |
94 |
75 |
95 #ifdef ARM |
76 #ifdef ARM |
166 } |
147 } |
167 |
148 |
168 |
149 |
169 #ifndef PRODUCT |
150 #ifndef PRODUCT |
170 void LIR_Address::verify0() const { |
151 void LIR_Address::verify0() const { |
171 #if defined(SPARC) || defined(PPC) |
152 #if defined(SPARC) || defined(PPC) || defined(MIPS64) |
172 assert(scale() == times_1, "Scaled addressing mode not available on SPARC/PPC and should not be used"); |
153 assert(scale() == times_1, "Scaled addressing mode not available on SPARC/PPC and should not be used"); |
173 assert(disp() == 0 || index()->is_illegal(), "can't have both"); |
154 assert(disp() == 0 || index()->is_illegal(), "can't have both"); |
174 #endif |
155 #endif |
175 #ifdef _LP64 |
156 #ifdef _LP64 |
176 assert(base()->is_cpu_register(), "wrong base operand"); |
157 assert(base()->is_cpu_register(), "wrong base operand"); |