Mercurial > jdk8-mips64-public > hotspot / annotate
src/cpu/x86/vm/icache_x86.hpp@bb1da64b0492 (annotated)
src/cpu/x86/vm/icache_x86.hpp
Fri, 16 Aug 2019 16:50:17 +0200
- author
- eosterlund
- date
- Fri, 16 Aug 2019 16:50:17 +0200
- changeset 9834
- bb1da64b0492
- parent 2984
- 6ae7a1561b53
- child 6876
- 710a3c8b516e
- permissions
- -rw-r--r--
8229345: Memory leak due to vtable stubs not being shared on SPARC
Reviewed-by: mdoerr, dholmes, kvn
| duke@435 | 1 | /* |
| stefank@2314 | 2 | * Copyright (c) 1997, 2010, Oracle and/or its affiliates. All rights reserved. |
| duke@435 | 3 | * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. |
| duke@435 | 4 | * |
| duke@435 | 5 | * This code is free software; you can redistribute it and/or modify it |
| duke@435 | 6 | * under the terms of the GNU General Public License version 2 only, as |
| duke@435 | 7 | * published by the Free Software Foundation. |
| duke@435 | 8 | * |
| duke@435 | 9 | * This code is distributed in the hope that it will be useful, but WITHOUT |
| duke@435 | 10 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or |
| duke@435 | 11 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License |
| duke@435 | 12 | * version 2 for more details (a copy is included in the LICENSE file that |
| duke@435 | 13 | * accompanied this code). |
| duke@435 | 14 | * |
| duke@435 | 15 | * You should have received a copy of the GNU General Public License version |
| duke@435 | 16 | * 2 along with this work; if not, write to the Free Software Foundation, |
| duke@435 | 17 | * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. |
| duke@435 | 18 | * |
| trims@1907 | 19 | * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA |
| trims@1907 | 20 | * or visit www.oracle.com if you need additional information or have any |
| trims@1907 | 21 | * questions. |
| duke@435 | 22 | * |
| duke@435 | 23 | */ |
| duke@435 | 24 | |
| stefank@2314 | 25 | #ifndef CPU_X86_VM_ICACHE_X86_HPP |
| stefank@2314 | 26 | #define CPU_X86_VM_ICACHE_X86_HPP |
| stefank@2314 | 27 | |
| duke@435 | 28 | // Interface for updating the instruction cache. Whenever the VM modifies |
| duke@435 | 29 | // code, part of the processor instruction cache potentially has to be flushed. |
| duke@435 | 30 | |
| duke@435 | 31 | // On the x86, this is a no-op -- the I-cache is guaranteed to be consistent |
| duke@435 | 32 | // after the next jump, and the VM never modifies instructions directly ahead |
| duke@435 | 33 | // of the instruction fetch path. |
| duke@435 | 34 | |
| duke@435 | 35 | // [phh] It's not clear that the above comment is correct, because on an MP |
| duke@435 | 36 | // system where the dcaches are not snooped, only the thread doing the invalidate |
| duke@435 | 37 | // will see the update. Even in the snooped case, a memory fence would be |
| duke@435 | 38 | // necessary if stores weren't ordered. Fortunately, they are on all known |
| duke@435 | 39 | // x86 implementations. |
| duke@435 | 40 | |
| duke@435 | 41 | class ICache : public AbstractICache { |
| duke@435 | 42 | public: |
| duke@435 | 43 | #ifdef AMD64 |
| duke@435 | 44 | enum { |
| duke@435 | 45 | stub_size = 64, // Size of the icache flush stub in bytes |
| kvn@2984 | 46 | line_size = 64, // Icache line size in bytes |
| kvn@2984 | 47 | log2_line_size = 6 // log2(line_size) |
| duke@435 | 48 | }; |
| duke@435 | 49 | |
| duke@435 | 50 | // Use default implementation |
| duke@435 | 51 | #else |
| duke@435 | 52 | enum { |
| duke@435 | 53 | stub_size = 16, // Size of the icache flush stub in bytes |
| duke@435 | 54 | line_size = BytesPerWord, // conservative |
| duke@435 | 55 | log2_line_size = LogBytesPerWord // log2(line_size) |
| duke@435 | 56 | }; |
| duke@435 | 57 | #endif // AMD64 |
| duke@435 | 58 | }; |
| stefank@2314 | 59 | |
| stefank@2314 | 60 | #endif // CPU_X86_VM_ICACHE_X86_HPP |
