| Mon, 07 Nov 2016 16:50:14 +0800 |
fujie |
[C2] Add operand no_Ax_mRegI for MIPS CPUs.
|
changeset |
files
|
| Mon, 07 Nov 2016 16:34:45 +0800 |
fujie |
[Intrinsic] Add java.lang.String::equals (81 bytes) (intrinsic) for MIPS C2 compiler.
|
changeset |
files
|
| Fri, 25 Nov 2016 12:52:49 +0800 |
aoqi |
removed useless flag
|
changeset |
files
|
| Wed, 23 Nov 2016 09:57:09 +0800 |
aoqi |
gcc use default -march
|
changeset |
files
|
| Tue, 15 Nov 2016 19:54:22 +0800 |
aoqi |
fixed 294:efd3c60e7570
|
changeset |
files
|
| Tue, 15 Nov 2016 17:27:50 +0800 |
aoqi |
disable JVM_handle_linux_signal output in non-product mode.
|
changeset |
files
|
| Tue, 15 Nov 2016 16:12:45 +0800 |
aoqi |
#4663 UseLoongsonISA and Use3A2000 were moved into globals_mips.hpp
|
changeset |
files
|
| Fri, 25 Nov 2016 12:50:45 +0800 |
aoqi |
Added flag SetFSFOFN to set FS/FO/FN in FCSR
|
changeset |
files
|
| Tue, 15 Nov 2016 13:06:28 +0800 |
aoqi |
Fixed bugs and optimized oop copy.
|
changeset |
files
|
| Thu, 10 Nov 2016 02:26:20 +0800 |
chenhaoxuan |
#4754 [C2] Fix a bug in cmpF3_reg_reg and cmpD3_reg_reg.
|
changeset |
files
|
| Mon, 07 Nov 2016 07:35:54 +0800 |
jiangshaofeng |
#4672: Repair crypto.signverify crash in debug version.
|
changeset |
files
|
| Thu, 03 Nov 2016 18:57:19 +0800 |
aoqi |
Small enhancement to PrintBiasedLockingStatistics.
|
changeset |
files
|
| Tue, 01 Nov 2016 17:47:21 +0800 |
fujie |
[C2] Add more operands for RegN in mips_64.ad
|
changeset |
files
|
| Tue, 01 Nov 2016 16:30:01 +0800 |
fujie |
[C2] Add reg_class no_T8_p_reg in mips_64.ad
|
changeset |
files
|
| Tue, 01 Nov 2016 11:29:24 +0800 |
fujie |
[C2] Add T8 for register allocation.
|
changeset |
files
|
| Tue, 01 Nov 2016 11:12:57 +0800 |
fujie |
[C2] Release T8 from partialSubtypeCheck in mips_64.ad
|
changeset |
files
|
| Tue, 01 Nov 2016 10:21:18 +0800 |
fujie |
[C2] Release T8 in MacroAssembler::fast_unlock(...) on MIPS platform.
|
changeset |
files
|
| Mon, 31 Oct 2016 17:19:33 +0800 |
fujie |
[C2] string_compare optimization.
|
changeset |
files
|
| Mon, 31 Oct 2016 15:57:37 +0800 |
fujie |
[C2] Since V0,V1 have been used in [stubGenerator_mips.cpp] generate_forward_exception(), disable them in register allocation temporarily.
|
changeset |
files
|
| Fri, 28 Oct 2016 14:50:44 +0800 |
fujie |
[C2] Parameter registers should be compared one by one in Matcher::can_be_java_arg(int).
|
changeset |
files
|
| Fri, 28 Oct 2016 14:07:52 +0800 |
fujie |
[C2] For MIPS CPUs, the NativeInstruction::is_safepoint_poll() has been changed.
|
changeset |
files
|
| Fri, 28 Oct 2016 11:27:58 +0800 |
fujie |
[C2] Since MIPS doesn't have absolute addressing, it needs a polling address input at SafePoint.
|
changeset |
files
|
| Thu, 27 Oct 2016 14:28:02 +0800 |
fujie |
[C2] Release S5 from storeImmN0_enc in mips_64.ad
|
changeset |
files
|
| Thu, 27 Oct 2016 14:09:42 +0800 |
fujie |
[C2] Add S7 in the available list for register allocation.
|
changeset |
files
|
| Thu, 27 Oct 2016 13:59:09 +0800 |
fujie |
[C2] Release S7,T8 from MacroAssembler::fast_lock in assembler_mips.cpp
|
changeset |
files
|
| Thu, 27 Oct 2016 13:53:34 +0800 |
fujie |
[C2] Release S7,T8,T9 from string_compare in mips_64.ad
|
changeset |
files
|
| Thu, 27 Oct 2016 13:31:22 +0800 |
fujie |
[C2] Release S7 from safePoint_poll in mips_64.ad
|
changeset |
files
|
| Thu, 27 Oct 2016 09:41:35 +0800 |
fujie |
[C2] [T8,T9,S5,S6,S7] will be added into the list of available registers soon.
|
changeset |
files
|
| Wed, 26 Oct 2016 17:27:08 +0800 |
fujie |
[C2] Add more reg_class for operand mRegP.
|
changeset |
files
|
| Wed, 26 Oct 2016 17:07:56 +0800 |
fujie |
[C2] Extend available registers for RegI register allocation.
|
changeset |
files
|
| Wed, 26 Oct 2016 16:23:45 +0800 |
fujie |
[C2] Add more registers in reg_class.
|
changeset |
files
|
| Wed, 26 Oct 2016 14:18:22 +0800 |
fujie |
[C2] Adjust the allocation priority.
|
changeset |
files
|
| Wed, 26 Oct 2016 13:56:47 +0800 |
fujie |
[C2] Add more registers for allocation and remove useless reg_class in mips_64.ad
|
changeset |
files
|
| Tue, 25 Oct 2016 13:51:52 +0800 |
fujie |
[C2] Remove useless FlagsReg in mips_64.ad
|
changeset |
files
|
| Tue, 25 Oct 2016 11:28:44 +0800 |
fujie |
[C2] Memory(base + index<<scale + offset) addressing is extended for double and long types.
|
changeset |
files
|
| Mon, 24 Oct 2016 14:59:49 +0800 |
fujie |
[C2] Memory(base + index<<scale + offset) addressing for MIPS is OK.
|
changeset |
files
|
| Mon, 24 Oct 2016 12:36:06 +0800 |
fujie |
[C2] Add operand indPosIndexScaleOffset8Narrow in mips_64.ad
|
changeset |
files
|
| Mon, 24 Oct 2016 11:45:44 +0800 |
fujie |
[C2] Support for Memory(base + index<<scale + offset) addressing is enabled.
|
changeset |
files
|
| Mon, 24 Oct 2016 10:10:54 +0800 |
fujie |
[C2] Add operand baseIndexScaleOffset8 in mips_64.ad
|
changeset |
files
|
| Fri, 21 Oct 2016 16:05:17 +0800 |
fujie |
[C2] Add addL_RegI2L_RegI2L in mips_64.ad
|
changeset |
files
|
| Fri, 21 Oct 2016 15:27:23 +0800 |
fujie |
[C2] Add salL_RegI2L_imm in mips_64.ad
|
changeset |
files
|
| Fri, 21 Oct 2016 15:21:03 +0800 |
fujie |
[C2] Add andL_Reg_Reg_convI2L in mips64.ad
|
changeset |
files
|
| Fri, 21 Oct 2016 14:45:19 +0800 |
fujie |
[C2] Add addP_reg_reg_convI2L in mips64.ad
|
changeset |
files
|
| Thu, 20 Oct 2016 02:13:44 +0800 |
lifangyuan |
4609 repair ~BufferBlob::MethodHandles adapters crash
|
changeset |
files
|
| Mon, 17 Oct 2016 23:50:24 -0400 |
fujie |
Implement Atomic::store_ptr(pointer-value, *dest) for 3A2000.
|
changeset |
files
|
| Mon, 17 Oct 2016 23:04:01 -0400 |
fujie |
Implement Atomic::store(integer-value, *dest) for 3A2000.
|
changeset |
files
|
| Mon, 17 Oct 2016 09:09:02 -0400 |
fujie |
Fix Atomic::add_ptr(...), Atomic::inc_ptr(...) and Atomic::dec_ptr(...) for MIPS64.
|
changeset |
files
|
| Mon, 17 Oct 2016 07:39:27 -0400 |
fujie |
Disable instruction reorder for Atomic::cmpxchg_ptr on MIPS CPUs.
|
changeset |
files
|
| Wed, 19 Oct 2016 17:59:58 +0800 |
aoqi |
[Code Reorganization] fast_lock
|
changeset |
files
|
| Wed, 19 Oct 2016 15:22:23 +0800 |
aoqi |
#4659 C2: Fixed a performance bug, causing many unlock operations to go through slow path.
|
changeset |
files
|
| Wed, 19 Oct 2016 14:29:12 +0800 |
aoqi |
#4607 C2: Crash in ObjectSynchronizer::slow_exit
|
changeset |
files
|
| Tue, 18 Oct 2016 10:13:32 +0800 |
fujie |
Sync while klass scavenge for 3A2000.
|
changeset |
files
|
| Tue, 18 Oct 2016 10:12:00 +0800 |
fujie |
Sync in oopDesc* PSPromotionManager::copy_to_survivor_space(...) for 3A2000.
|
changeset |
files
|
| Wed, 12 Oct 2016 02:29:05 -0400 |
fujie |
Sync during TaskSteal for 3A2000.
|
changeset |
files
|
| Tue, 11 Oct 2016 04:59:44 -0400 |
fujie |
Adjust the implementation of OrderAccess::*store* for 3A2000.
|
changeset |
files
|
| Tue, 11 Oct 2016 18:56:41 +0800 |
aoqi |
Fixed an n64 ABI incompatibility in MacroAssembler::warn(const char* msg)
|
changeset |
files
|
| Fri, 04 Nov 2016 16:16:16 +0800 |
aoqi |
Disassembler::decode can be used in product version, therefore Instructions part in JVM crash logs can be shown in disassembly form which is readable.
|
changeset |
files
|
| Tue, 11 Oct 2016 08:59:56 +0800 |
aoqi |
Added UseLoongsonISA to NativeCall::set_destination, since NativeCall::set_destination used GS instructions.
|
changeset |
files
|
| Tue, 11 Oct 2016 08:56:49 +0800 |
aoqi |
Fixed the generation of offset part of some GS instructions.
|
changeset |
files
|
| Mon, 10 Oct 2016 17:23:16 +0800 |
aoqi |
Added UseLoongsonISA to generate_disjoint_short_copy.
|
changeset |
files
|
