| Tue, 28 Feb 2017 10:29:54 -0500 |
fujie |
[C2] Remove storeL_imm & storeL_reg_atomic in mips_64.ad
|
changeset |
files
|
| Tue, 28 Feb 2017 09:53:43 -0500 |
fujie |
[C2] Remove storeImmN & storeImmNKlass in mips_64.ad
|
changeset |
files
|
| Mon, 27 Feb 2017 16:49:02 +0800 |
aoqi |
[Disassembler] Supported disassembler of C.cond.fmt; fixed disassembler of mfc1/mtc1/dmfc1/dmtc1 and bc1f/bc1t/bc1fl/bc1tl.
|
changeset |
files
|
| Fri, 24 Feb 2017 01:12:54 -0500 |
fujie |
For UseSyncLevel > 1000, remove sync before ll/lld.
|
changeset |
files
|
| Fri, 24 Feb 2017 00:57:15 -0500 |
fujie |
Sync before bgez in array_store_check() for MIPS.
|
changeset |
files
|
| Fri, 24 Feb 2017 00:44:21 -0500 |
fujie |
Import UseSyncLevel flag for Loongson CPUs.
|
changeset |
files
|
| Mon, 27 Feb 2017 17:47:23 +0800 |
chenhaoxuan |
[Disassembler] Fix a bug in disassembler follows changeset 315:91d07b4f7994.
|
changeset |
files
|
| Thu, 23 Feb 2017 09:44:44 -0500 |
fujie |
[C2] Add instruct xorL2I_Reg_immI_M1 in mips_64.add for Loongson CPUs.
|
changeset |
files
|
| Thu, 23 Feb 2017 09:23:48 -0500 |
fujie |
[C2] Add instruct salL2I_Reg_imm in mips_64.ad
|
changeset |
files
|
| Thu, 23 Feb 2017 05:09:55 -0500 |
fujie |
[C2] Add instruct sarL2I_Reg_immI_32_63 in mips_64.ad
|
changeset |
files
|
| Wed, 22 Feb 2017 22:24:24 +0800 |
fujie |
[C2] Add instruct slrL_Reg_immI_0_31_and_max_int in mips_64.ad
|
changeset |
files
|
| Wed, 22 Feb 2017 22:02:26 +0800 |
fujie |
[C2] Add instruct andL2I_Reg_imm_0_65535 in mips_64.ad
|
changeset |
files
|
| Wed, 22 Feb 2017 17:31:07 -0500 |
fujie |
[C2] Add instruct storeB_convL2I in mips_64.ad
|
changeset |
files
|
| Wed, 22 Feb 2017 16:36:00 -0500 |
fujie |
[C2] Add instruct slrL_Reg_immI_convL2I in mips_64.ad
|
changeset |
files
|
| Mon, 20 Feb 2017 12:23:10 -0500 |
fujie |
[C2] Add instruct rotI_shr_logical_Reg in mips_64.ad
|
changeset |
files
|
