Tue, 12 Oct 2010 23:51:20 -0700
6991512: G1 barriers fail with 64bit C1
Summary: Fix compare-and-swap intrinsic problem with G1 post-barriers and issue with branch ranges in G1 stubs on sparc
Reviewed-by: never, kvn
1 /*
2 * Copyright (c) 1997, 2009, Oracle and/or its affiliates. All rights reserved.
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
4 *
5 * This code is free software; you can redistribute it and/or modify it
6 * under the terms of the GNU General Public License version 2 only, as
7 * published by the Free Software Foundation.
8 *
9 * This code is distributed in the hope that it will be useful, but WITHOUT
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
12 * version 2 for more details (a copy is included in the LICENSE file that
13 * accompanied this code).
14 *
15 * You should have received a copy of the GNU General Public License version
16 * 2 along with this work; if not, write to the Free Software Foundation,
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
18 *
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
20 * or visit www.oracle.com if you need additional information or have any
21 * questions.
22 *
23 */
25 class VM_Version: public Abstract_VM_Version {
26 protected:
27 enum Feature_Flag {
28 v8_instructions = 0,
29 hardware_mul32 = 1,
30 hardware_div32 = 2,
31 hardware_fsmuld = 3,
32 hardware_popc = 4,
33 v9_instructions = 5,
34 vis1_instructions = 6,
35 vis2_instructions = 7,
36 sun4v_instructions = 8
37 };
39 enum Feature_Flag_Set {
40 unknown_m = 0,
41 all_features_m = -1,
43 v8_instructions_m = 1 << v8_instructions,
44 hardware_mul32_m = 1 << hardware_mul32,
45 hardware_div32_m = 1 << hardware_div32,
46 hardware_fsmuld_m = 1 << hardware_fsmuld,
47 hardware_popc_m = 1 << hardware_popc,
48 v9_instructions_m = 1 << v9_instructions,
49 vis1_instructions_m = 1 << vis1_instructions,
50 vis2_instructions_m = 1 << vis2_instructions,
51 sun4v_m = 1 << sun4v_instructions,
53 generic_v8_m = v8_instructions_m | hardware_mul32_m | hardware_div32_m | hardware_fsmuld_m,
54 generic_v9_m = generic_v8_m | v9_instructions_m,
55 ultra3_m = generic_v9_m | vis1_instructions_m | vis2_instructions_m,
57 // Temporary until we have something more accurate
58 niagara1_unique_m = sun4v_m,
59 niagara1_m = generic_v9_m | niagara1_unique_m
60 };
62 static int _features;
63 static const char* _features_str;
65 static void print_features();
66 static int determine_features();
67 static int platform_features(int features);
69 static bool is_niagara1(int features) { return (features & sun4v_m) != 0; }
71 static int maximum_niagara1_processor_count() { return 32; }
72 // Returns true if the platform is in the niagara line and
73 // newer than the niagara1.
74 static bool is_niagara1_plus();
76 public:
77 // Initialization
78 static void initialize();
80 // Instruction support
81 static bool has_v8() { return (_features & v8_instructions_m) != 0; }
82 static bool has_v9() { return (_features & v9_instructions_m) != 0; }
83 static bool has_hardware_mul32() { return (_features & hardware_mul32_m) != 0; }
84 static bool has_hardware_div32() { return (_features & hardware_div32_m) != 0; }
85 static bool has_hardware_fsmuld() { return (_features & hardware_fsmuld_m) != 0; }
86 static bool has_hardware_popc() { return (_features & hardware_popc_m) != 0; }
87 static bool has_vis1() { return (_features & vis1_instructions_m) != 0; }
88 static bool has_vis2() { return (_features & vis2_instructions_m) != 0; }
90 static bool supports_compare_and_exchange()
91 { return has_v9(); }
93 static bool is_ultra3() { return (_features & ultra3_m) == ultra3_m; }
94 static bool is_sun4v() { return (_features & sun4v_m) != 0; }
95 static bool is_niagara1() { return is_niagara1(_features); }
97 static bool has_fast_fxtof() { return has_v9() && !is_ultra3(); }
99 static const char* cpu_features() { return _features_str; }
101 static intx L1_data_cache_line_size() {
102 return 64; // default prefetch block size on sparc
103 }
105 // Prefetch
106 static intx prefetch_copy_interval_in_bytes() {
107 intx interval = PrefetchCopyIntervalInBytes;
108 return interval >= 0 ? interval : (has_v9() ? 512 : 0);
109 }
110 static intx prefetch_scan_interval_in_bytes() {
111 intx interval = PrefetchScanIntervalInBytes;
112 return interval >= 0 ? interval : (has_v9() ? 512 : 0);
113 }
114 static intx prefetch_fields_ahead() {
115 intx count = PrefetchFieldsAhead;
116 return count >= 0 ? count : (is_ultra3() ? 1 : 0);
117 }
119 static intx allocate_prefetch_distance() {
120 // This method should be called before allocate_prefetch_style().
121 intx count = AllocatePrefetchDistance;
122 if (count < 0) { // default is not defined ?
123 count = 512;
124 }
125 return count;
126 }
127 static intx allocate_prefetch_style() {
128 assert(AllocatePrefetchStyle >= 0, "AllocatePrefetchStyle should be positive");
129 // Return 0 if AllocatePrefetchDistance was not defined.
130 return AllocatePrefetchDistance > 0 ? AllocatePrefetchStyle : 0;
131 }
133 // Legacy
134 static bool v8_instructions_work() { return has_v8() && !has_v9(); }
135 static bool v9_instructions_work() { return has_v9(); }
137 // Assembler testing
138 static void allow_all();
139 static void revert();
141 // Override the Abstract_VM_Version implementation.
142 static uint page_size_count() { return is_sun4v() ? 4 : 2; }
144 // Calculates the number of parallel threads
145 static unsigned int calc_parallel_worker_threads();
146 };