Mon, 04 Nov 2013 21:59:54 +0100
8027445: SIGSEGV at TestFloatingDecimal.testAppendToDouble()I
Summary: String.equals() intrinsic shouldn't use integer length input in pointer arithmetic without an i2l.
Reviewed-by: kvn, twisti
1 /*
2 * Copyright (c) 1998, 2012, Oracle and/or its affiliates. All rights reserved.
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
4 *
5 * This code is free software; you can redistribute it and/or modify it
6 * under the terms of the GNU General Public License version 2 only, as
7 * published by the Free Software Foundation.
8 *
9 * This code is distributed in the hope that it will be useful, but WITHOUT
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
12 * version 2 for more details (a copy is included in the LICENSE file that
13 * accompanied this code).
14 *
15 * You should have received a copy of the GNU General Public License version
16 * 2 along with this work; if not, write to the Free Software Foundation,
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
18 *
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
20 * or visit www.oracle.com if you need additional information or have any
21 * questions.
22 *
23 */
25 #ifndef CPU_SPARC_VM_TEMPLATETABLE_SPARC_HPP
26 #define CPU_SPARC_VM_TEMPLATETABLE_SPARC_HPP
28 static void prepare_invoke(int byte_no,
29 Register method, // linked method (or i-klass)
30 Register ra, // return address
31 Register index = noreg, // itable index, MethodType, etc.
32 Register recv = noreg, // if caller wants to see it
33 Register flags = noreg // if caller wants to test it
34 );
35 // helper function
36 static void invokevfinal_helper(Register Rcache, Register Rret);
37 static void invokeinterface_object_method(Register RKlass, Register Rcall,
38 Register Rret,
39 Register Rflags);
40 static void generate_vtable_call(Register Rrecv, Register Rindex, Register Rret);
41 static void volatile_barrier(Assembler::Membar_mask_bits order_constraint);
43 #endif // CPU_SPARC_VM_TEMPLATETABLE_SPARC_HPP