src/cpu/mips/vm/register_definitions_mips.cpp

changeset 1
2d8a650513c2
child 6880
52ea28d233d2
     1.1 --- /dev/null	Thu Jan 01 00:00:00 1970 +0000
     1.2 +++ b/src/cpu/mips/vm/register_definitions_mips.cpp	Fri Apr 29 00:06:10 2016 +0800
     1.3 @@ -0,0 +1,104 @@
     1.4 +/*
     1.5 + * Copyright (c) 2002, 2013, Oracle and/or its affiliates. All rights reserved.
     1.6 + * Copyright (c) 2015, 2016, Loongson Technology. All rights reserved.
     1.7 + * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
     1.8 + *
     1.9 + * This code is free software; you can redistribute it and/or modify it
    1.10 + * under the terms of the GNU General Public License version 2 only, as
    1.11 + * published by the Free Software Foundation.
    1.12 + *
    1.13 + * This code is distributed in the hope that it will be useful, but WITHOUT
    1.14 + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
    1.15 + * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
    1.16 + * version 2 for more details (a copy is included in the LICENSE file that
    1.17 + * accompanied this code).
    1.18 + *
    1.19 + * You should have received a copy of the GNU General Public License version
    1.20 + * 2 along with this work; if not, write to the Free Software Foundation,
    1.21 + * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
    1.22 + *
    1.23 + * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
    1.24 + * or visit www.oracle.com if you need additional information or have any
    1.25 + * questions.
    1.26 + *
    1.27 + */
    1.28 +
    1.29 +#include "precompiled.hpp"
    1.30 +#include "asm/assembler.hpp"
    1.31 +#include "asm/register.hpp"
    1.32 +#include "register_mips.hpp"
    1.33 +#ifdef TARGET_ARCH_MODEL_mips_32
    1.34 +# include "interp_masm_mips_32.hpp"
    1.35 +#endif
    1.36 +#ifdef TARGET_ARCH_MODEL_mips_64
    1.37 +# include "interp_masm_mips_64.hpp"
    1.38 +#endif
    1.39 +
    1.40 +
    1.41 +REGISTER_DEFINITION(Register, noreg);
    1.42 +REGISTER_DEFINITION(Register, i0);
    1.43 +REGISTER_DEFINITION(Register, i1);
    1.44 +REGISTER_DEFINITION(Register, i2);
    1.45 +REGISTER_DEFINITION(Register, i3);
    1.46 +REGISTER_DEFINITION(Register, i4);
    1.47 +REGISTER_DEFINITION(Register, i5);
    1.48 +REGISTER_DEFINITION(Register, i6);
    1.49 +REGISTER_DEFINITION(Register, i7);
    1.50 +REGISTER_DEFINITION(Register, i8);
    1.51 +REGISTER_DEFINITION(Register, i9);
    1.52 +REGISTER_DEFINITION(Register, i10);
    1.53 +REGISTER_DEFINITION(Register, i11);
    1.54 +REGISTER_DEFINITION(Register, i12);
    1.55 +REGISTER_DEFINITION(Register, i13);
    1.56 +REGISTER_DEFINITION(Register, i14);
    1.57 +REGISTER_DEFINITION(Register, i15);
    1.58 +REGISTER_DEFINITION(Register, i16);
    1.59 +REGISTER_DEFINITION(Register, i17);
    1.60 +REGISTER_DEFINITION(Register, i18);
    1.61 +REGISTER_DEFINITION(Register, i19);
    1.62 +REGISTER_DEFINITION(Register, i20);
    1.63 +REGISTER_DEFINITION(Register, i21);
    1.64 +REGISTER_DEFINITION(Register, i22);
    1.65 +REGISTER_DEFINITION(Register, i23);
    1.66 +REGISTER_DEFINITION(Register, i24);
    1.67 +REGISTER_DEFINITION(Register, i25);
    1.68 +REGISTER_DEFINITION(Register, i26);
    1.69 +REGISTER_DEFINITION(Register, i27);
    1.70 +REGISTER_DEFINITION(Register, i28);
    1.71 +REGISTER_DEFINITION(Register, i29);
    1.72 +REGISTER_DEFINITION(Register, i30);
    1.73 +REGISTER_DEFINITION(Register, i31);
    1.74 +
    1.75 +REGISTER_DEFINITION(FloatRegister, fnoreg);
    1.76 +REGISTER_DEFINITION(FloatRegister, f0);
    1.77 +REGISTER_DEFINITION(FloatRegister, f1);
    1.78 +REGISTER_DEFINITION(FloatRegister, f2);
    1.79 +REGISTER_DEFINITION(FloatRegister, f3);
    1.80 +REGISTER_DEFINITION(FloatRegister, f4);
    1.81 +REGISTER_DEFINITION(FloatRegister, f5);
    1.82 +REGISTER_DEFINITION(FloatRegister, f6);
    1.83 +REGISTER_DEFINITION(FloatRegister, f7);
    1.84 +REGISTER_DEFINITION(FloatRegister, f8);
    1.85 +REGISTER_DEFINITION(FloatRegister, f9);
    1.86 +REGISTER_DEFINITION(FloatRegister, f10);
    1.87 +REGISTER_DEFINITION(FloatRegister, f11);
    1.88 +REGISTER_DEFINITION(FloatRegister, f12);
    1.89 +REGISTER_DEFINITION(FloatRegister, f13);
    1.90 +REGISTER_DEFINITION(FloatRegister, f14);
    1.91 +REGISTER_DEFINITION(FloatRegister, f15);
    1.92 +REGISTER_DEFINITION(FloatRegister, f16);
    1.93 +REGISTER_DEFINITION(FloatRegister, f17);
    1.94 +REGISTER_DEFINITION(FloatRegister, f18);
    1.95 +REGISTER_DEFINITION(FloatRegister, f19);
    1.96 +REGISTER_DEFINITION(FloatRegister, f20);
    1.97 +REGISTER_DEFINITION(FloatRegister, f21);
    1.98 +REGISTER_DEFINITION(FloatRegister, f22);
    1.99 +REGISTER_DEFINITION(FloatRegister, f23);
   1.100 +REGISTER_DEFINITION(FloatRegister, f24);
   1.101 +REGISTER_DEFINITION(FloatRegister, f25);
   1.102 +REGISTER_DEFINITION(FloatRegister, f26);
   1.103 +REGISTER_DEFINITION(FloatRegister, f27);
   1.104 +REGISTER_DEFINITION(FloatRegister, f28);
   1.105 +REGISTER_DEFINITION(FloatRegister, f29);
   1.106 +REGISTER_DEFINITION(FloatRegister, f30);
   1.107 +REGISTER_DEFINITION(FloatRegister, f31);

mercurial