• file
• revisions
• annotate
• diff
• comparison
• raw

src/cpu/sparc/vm/icBuffer_sparc.cpp@9c2ecc2ffb12 (annotated)

src/cpu/sparc/vm/icBuffer_sparc.cpp

Fri, 11 Jul 2008 01:14:44 -0700

author

trims

date

Fri, 11 Jul 2008 01:14:44 -0700

changeset 670

9c2ecc2ffb12

parent 435

a61af66fc99e

child 1162

6b2273dd6fa9

permissions

-rw-r--r--

Merge

duke@435	1	/*
duke@435	2	* Copyright 1997-2006 Sun Microsystems, Inc. All Rights Reserved.
duke@435	3	* DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
duke@435	4	*
duke@435	5	* This code is free software; you can redistribute it and/or modify it
duke@435	6	* under the terms of the GNU General Public License version 2 only, as
duke@435	7	* published by the Free Software Foundation.
duke@435	8	*
duke@435	9	* This code is distributed in the hope that it will be useful, but WITHOUT
duke@435	10	* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
duke@435	11	* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
duke@435	12	* version 2 for more details (a copy is included in the LICENSE file that
duke@435	13	* accompanied this code).
duke@435	14	*
duke@435	15	* You should have received a copy of the GNU General Public License version
duke@435	16	* 2 along with this work; if not, write to the Free Software Foundation,
duke@435	17	* Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
duke@435	18	*
duke@435	19	* Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
duke@435	20	* CA 95054 USA or visit www.sun.com if you need additional information or
duke@435	21	* have any questions.
duke@435	22	*
duke@435	23	*/
duke@435	24
duke@435	25	#include "incls/_precompiled.incl"
duke@435	26	#include "incls/_icBuffer_sparc.cpp.incl"
duke@435	27
duke@435	28	int InlineCacheBuffer::ic_stub_code_size() {
duke@435	29	#ifdef _LP64
duke@435	30	if (TraceJumps) return 600 * wordSize;
duke@435	31	return (NativeMovConstReg::instruction_size + // sethi;add
duke@435	32	NativeJump::instruction_size + // sethi; jmp; delay slot
duke@435	33	(1*BytesPerInstWord) + 1); // flush + 1 extra byte
duke@435	34	#else
duke@435	35	if (TraceJumps) return 300 * wordSize;
duke@435	36	return (2+2+ 1) * wordSize + 1; // set/jump_to/nop + 1 byte so that code_end can be set in CodeBuffer
duke@435	37	#endif
duke@435	38	}
duke@435	39
duke@435	40	void InlineCacheBuffer::assemble_ic_buffer_code(address code_begin, oop cached_oop, address entry_point) {
duke@435	41	ResourceMark rm;
duke@435	42	CodeBuffer code(code_begin, ic_stub_code_size());
duke@435	43	MacroAssembler* masm = new MacroAssembler(&code);
duke@435	44	// note: even though the code contains an embedded oop, we do not need reloc info
duke@435	45	// because
duke@435	46	// (1) the oop is old (i.e., doesn't matter for scavenges)
duke@435	47	// (2) these ICStubs are removed *before* a GC happens, so the roots disappear
duke@435	48	assert(cached_oop == NULL || cached_oop->is_perm(), "must be old oop");
duke@435	49	Address cached_oop_addr(G5_inline_cache_reg, address(cached_oop));
duke@435	50	// Force the sethi to generate the fixed sequence so next_instruction_address works
duke@435	51	masm->sethi(cached_oop_addr, true /* ForceRelocatable */ );
duke@435	52	masm->add(cached_oop_addr, G5_inline_cache_reg);
duke@435	53	assert(G3_scratch != G5_method, "Do not clobber the method oop in the transition stub");
duke@435	54	assert(G3_scratch != G5_inline_cache_reg, "Do not clobber the inline cache register in the transition stub");
duke@435	55	Address entry(G3_scratch, entry_point);
duke@435	56	masm->JUMP(entry, 0);
duke@435	57	masm->delayed()->nop();
duke@435	58	masm->flush();
duke@435	59	}
duke@435	60
duke@435	61
duke@435	62	address InlineCacheBuffer::ic_buffer_entry_point(address code_begin) {
duke@435	63	NativeMovConstReg* move = nativeMovConstReg_at(code_begin); // creation also verifies the object
duke@435	64	NativeJump* jump = nativeJump_at(move->next_instruction_address());
duke@435	65	return jump->jump_destination();
duke@435	66	}
duke@435	67
duke@435	68
duke@435	69	oop InlineCacheBuffer::ic_buffer_cached_oop(address code_begin) {
duke@435	70	NativeMovConstReg* move = nativeMovConstReg_at(code_begin); // creation also verifies the object
duke@435	71	NativeJump* jump = nativeJump_at(move->next_instruction_address());
duke@435	72	return (oop)move->data();
duke@435	73	}