• file
• revisions
• annotate
• diff
• comparison
• raw

src/cpu/sparc/vm/c1_Defs_sparc.hpp@660978a2a31a (annotated)

src/cpu/sparc/vm/c1_Defs_sparc.hpp

Thu, 12 Mar 2009 10:37:46 -0700

author

kvn

date

Thu, 12 Mar 2009 10:37:46 -0700

changeset 1077

660978a2a31a

parent 435

a61af66fc99e

child 1363

d0acbc302e14

permissions

-rw-r--r--

6791178: Specialize for zero as the compressed oop vm heap base
Summary: Use zero based compressed oops if java heap is below 32gb and unscaled compressed oops if java heap is below 4gb.
Reviewed-by: never, twisti, jcoomes, coleenp

duke@435	1	/*
duke@435	2	* Copyright 2000-2005 Sun Microsystems, Inc. All Rights Reserved.
duke@435	3	* DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
duke@435	4	*
duke@435	5	* This code is free software; you can redistribute it and/or modify it
duke@435	6	* under the terms of the GNU General Public License version 2 only, as
duke@435	7	* published by the Free Software Foundation.
duke@435	8	*
duke@435	9	* This code is distributed in the hope that it will be useful, but WITHOUT
duke@435	10	* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
duke@435	11	* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
duke@435	12	* version 2 for more details (a copy is included in the LICENSE file that
duke@435	13	* accompanied this code).
duke@435	14	*
duke@435	15	* You should have received a copy of the GNU General Public License version
duke@435	16	* 2 along with this work; if not, write to the Free Software Foundation,
duke@435	17	* Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
duke@435	18	*
duke@435	19	* Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
duke@435	20	* CA 95054 USA or visit www.sun.com if you need additional information or
duke@435	21	* have any questions.
duke@435	22	*
duke@435	23	*/
duke@435	24
duke@435	25	// native word offsets from memory address (big endian)
duke@435	26	enum {
duke@435	27	pd_lo_word_offset_in_bytes = BytesPerInt,
duke@435	28	pd_hi_word_offset_in_bytes = 0
duke@435	29	};
duke@435	30
duke@435	31
duke@435	32	// explicit rounding operations are not required to implement the strictFP mode
duke@435	33	enum {
duke@435	34	pd_strict_fp_requires_explicit_rounding = false
duke@435	35	};
duke@435	36
duke@435	37
duke@435	38	// registers
duke@435	39	enum {
duke@435	40	pd_nof_cpu_regs_frame_map = 32, // number of registers used during code emission
duke@435	41	pd_nof_caller_save_cpu_regs_frame_map = 6, // number of cpu registers killed by calls
duke@435	42	pd_nof_cpu_regs_reg_alloc = 20, // number of registers that are visible to register allocator
duke@435	43	pd_nof_cpu_regs_linearscan = 32,// number of registers visible linear scan
duke@435	44	pd_first_cpu_reg = 0,
duke@435	45	pd_last_cpu_reg = 31,
duke@435	46	pd_last_allocatable_cpu_reg = 19,
duke@435	47	pd_first_callee_saved_reg = 0,
duke@435	48	pd_last_callee_saved_reg = 13,
duke@435	49
duke@435	50	pd_nof_fpu_regs_frame_map = 32, // number of registers used during code emission
duke@435	51	pd_nof_caller_save_fpu_regs_frame_map = 32, // number of fpu registers killed by calls
duke@435	52	pd_nof_fpu_regs_reg_alloc = 32, // number of registers that are visible to register allocator
duke@435	53	pd_nof_fpu_regs_linearscan = 32, // number of registers visible to linear scan
duke@435	54	pd_first_fpu_reg = pd_nof_cpu_regs_frame_map,
duke@435	55	pd_last_fpu_reg = pd_nof_cpu_regs_frame_map + pd_nof_fpu_regs_frame_map - 1,
duke@435	56
duke@435	57	pd_nof_xmm_regs_linearscan = 0,
duke@435	58	pd_nof_caller_save_xmm_regs = 0,
duke@435	59	pd_first_xmm_reg = -1,
duke@435	60	pd_last_xmm_reg = -1
duke@435	61	};
duke@435	62
duke@435	63
duke@435	64	// for debug info: a float value in a register is saved in single precision by runtime stubs
duke@435	65	enum {
duke@435	66	pd_float_saved_as_double = false
duke@435	67	};